Applicant Appl. No. Examiner

Docket No.

Thomas A. Kean 09/780,681 Linh L.D. Son

13271.2

## **Amendments to the Claims**

This listing of claims will replace all prior versions and listings of claims in the application:

1. (currently amended) A method comprising: fabricating a first plurality of FPGA integrated circuits with a first secret key embedded by way of a first mask set; and fabricating a second plurality of FPGA integrated circuits with a second secret key embedded by way of a second mask set; and loading an unencrypted bitstream into one of the first plurality of FPGA integrated circuits to generate a secure bitstream using the first secret key; wherein a first secure bitstream will configure properly user-configurable logic of the first plurality of FPGA integrated circuits, but not the second plurality of FPGA integrated circuits

## 2-3. (cancelled)

- 4. (original) The method of claim 1 wherein the first plurality of FPGA integrated circuits with the first secret key are assigned to a first geographic area and the second plurality of FPGA integrated circuits with the second secret key are assigned to a second geographic area.
- 5. (original) The method of claim 1 wherein the first plurality of FPGA integrated circuits with the first secret key are fabricated in a first time period and the second plurality of FPGA integrated circuits with the second secret key are fabricated in a second time period, different from the first time period.
- 6. (original) The method of claim 1 wherein only one mask differs between the first and second mask sets.
- 7. (original) The method of claim 1 wherein the first plurality of FPGA integrated circuits with the first secret key are assigned exclusively to a first customer.

Thomas A. Kean 09/780,681 Linh L.D. Son

o. : 13271.2

8. (original) The method of claim 5 wherein the first time period is about the same duration as the second time period.

- 9. (original) The method of claim 5 wherein the first time period is a different duration from the second time period.
  - 10 (original) The method of claim 6 wherein the one mask is a contact mask.
- 11. (original) The method of claim 1 wherein there are random differences between artwork of the first and second plurality of FPGA integrated circuits in addition to the different embedded secret keys.
- 12. (original) The method of claim 1 wherein the first and second secret keys are presented on wires of respective plurality of FPGA integrated circuits for only a limited duration.
- 13. (original) The method of claim 1 wherein the first secret key is embedded by setting an initial state of a selection of memory cells in a device configuration memory of the FPGA integrated circuit.
- 14. (original) The method of claim 1 wherein the first secret key is embedded by changes to a relatively large block of logic in the first plurality of FPGA integrated circuits and its value extracted using a CRC algorithm.
- 15. (original) The method of claim 13 further comprising: extracting the first secret key by using a CRC algorithm to compute a checksum of the initial state of the device configuration memory.
- 16. (original) The method of claim 1 further comprising: loading an unencrypted bitstream into one of the first plurality of FPGA integrated circuits to generate a secure bitstream

Thomas A. Kean 09/780,681 Linh L.D. Son

based on the first secret key and an on-chip generated random number.

17. (original) The method of claim 1 further comprising: loading an unencrypted bitstream into one of the first plurality of FPGA integrated circuits to generate a secure bitstream based on the first secret key and an on-chip generated random number, wherein the secure bitstream includes a message authentication code.

18. (original) A method comprising: embedding a first secret key within the artwork of an FPGA integrated circuit; storing a user-defined second secret key within an encrypted FPGA bitstream stored in an external nonvolatile memory accessible by the FPGA; decrypting the user-defined second secret key using the first secret key; and setting up a secure network link between the FPGA and a server using the user-defined second secret key.

- 19. (original) The method of claim 18 further comprising: downloading an FPGA bitstream using the secure network link; encrypting the downloaded FPGA bitstream using the first secret key; and storing the encrypted downloaded bitstream in the external memory.
- 20. (original) The method of claim 18 wherein the secure network link is created using a standard internet security protocol.
- 21. (original) The method of claim 18 further comprising: configuring the FPGA using the encrypted downloaded bitstream stored in the external memory.
- 22. (original) A method comprising: storing a first secret key on an FPGA chip; causing the FPGA to calculate a message authentication code (MAC) corresponding to a user design; and storing the message authentication code with bitstream information in a nonvolatile memory.
- 23. (original) The method of claim 22 further comprising: storing copyright messages with the bitstream information; detecting unauthorized alterations to the bitstream using the message authentication code; and preventing bitstreams which have been altered from being used

Thomas A. Kean 09/780,681 Linh L.D. Son 13271.2

to configure an FPGA.

24. (original) The method of claim 22 further comprising: recording the message authentication code along with corresponding identification information for a product containing the FPGA; and examining the message authentication code stored in the nonvolatile memory of a product containing a pirated FPGA design, which will enable determining the identity of the customer to whom the pirated FPGA was originally supplied using a record of MACs and corresponding product identification.

## 25. (currently amended) A method comprising:

fabricating a first plurality of programmable integrated circuits with a first secret key embedded by way of a first mask set; and

fabricating a second plurality of programmable integrated circuits with a second secret key embedded by way of a second mask set, wherein the second plurality of programmable integrated circuits comprise the same programmable logic as in the first plurality of programmable programmable integrated circuits...; and

loading an unencrypted bitstream into one of the first plurality of programmable integrated circuits to generate a secure bitstream using the first secret key;

wherein a first secure bitstream will configure properly user-configurable logic of the first plurality of programmable integrated circuits, but not the second plurality of programmable integrated circuits.

## 26-27. (cancelled)

28. (previously presented) The method of claim 25 wherein the first plurality of programmable integrated circuits with the first secret key are assigned to a first geographic area and the second plurality of programmable integrated circuits with the second secret key are assigned to a second geographic area.

Applicant Appl. No. Examiner Thomas A. Kean 09/780,681 Linh L.D. Son

Docket No. :

13271.2

- 29. (previously presented) The method of claim 25 wherein the first plurality of programmable integrated circuits with the first secret key are fabricated in a first time period and the second plurality of programmable integrated circuits with the second key are fabricated in a second time period, different from the first time period.
- 30. (previously presented) The method of claim 25 wherein only one mask differs between the first and second mask sets.
- 31. (previously presented) The method of claim 25 wherein the first plurality of programmable integrated circuits with the first secret key are assigned to a first customer and the second plurality of programmable integrated circuits with the second key are assigned to a second customer.
- 32. (previously presented) The method of claim 29 wherein the first time period is about the same duration as the second time period.
- 33. (previously presented) The method of claim 29 wherein the first time period is a different duration from the second time period.
- 34. (previously presented) The method of claim 30 wherein the one mask is a contact mask.
- 35. (currently amended) The method of claim 25 wherein there are random differences between artwork of the first and second plurality of programmable integrated circuits in addition to athe different embedded secret keys.
- 36. (previously presented) The method of claim 25 wherein the first and second secret keys are presented on wires of respective plurality of programmable integrated circuits for only a limited duration.

Thomas A. Kean 09/780,681 Linh L.D. Son 13271.2

- 37. (previously presented) The method of claim 25 wherein the first secret key is embedded by setting an initial state of a random selection of memory cells in a device configuration memory of the programmable integrated circuit.
- 38. (previously presented) The method of claim 37 further comprising: extracting the first secret key by using a CRC algorithm to compute a checksum of the initial state of the device configuration memory.
- 39. (previously presented) The method of claim 25 further comprising:
  loading an unencrypted bitstream into on of the first plurality of programmable integrated circuits to generate a secure bitstream based on the first secret key and an on-chip generated random number.
- 40. (currently amended) The method of claim 25 further comprising:
  loading an unencrypted bitstream into on of the first plurality of programmable integrated circuits to generate a secure bitstream based on the first secret key and an on-chip generated random number, wherein the secure bitstream inleudes includes a message authentication code.
- 41. (previously presented) The method of claim 25 further comprising:
  downloading a secure programmable integrated circuit bitstream through a network; and
  configuring one of the first plurality of programmable integrated circuits using the secure
  programmable integrated circuit bitstream by decoding the secure programmable integrated
  circuit bitstream using the first secret key.
- 42. (new) A method for distributing key information on an FPGA, comprising: creating a plurality of wires within the FPGA, attached to a key input of an encryption circuit within the FPGA;

causing each of the plurality of wires to change from a first conductive layer to a second conductive layer within the FPGA;

Thomas A. Kean 09/780,681 Linh L.D. Son

13271.2

causing each of the plurality of wires to change from a first direction to a second direction within the FPGA; and

configuring each of the plurality of wires to be connected to a logic signal, wherein the logic signal represents either a logical 0 or a logical 1;

wherein the changes in conductive layers and directions cause the FPGA to be resistant to microscopic analysis;

wherein the key information is derived from the plurality of logic signals.

- 43. (new) The method of claim 42, wherein the key information is presented on the plurality of wires for only a limited duration.
- 44. (new) The method of claim 42 wherein each of the logic signals comprises an initial state of a memory cell in a device configuration memory of the FPGA.
- 45. (new) The method of claim 44 wherein the key information is derived by using a CRC algorithm to compute a checksum of the initial state of the device configuration memory.
- 46. (new) The method of claim 42 wherein each of the logic signals comprises a logic state configured into the FPGA using a mask, and the key information is derived from the logic signals using a code which summarizes the logic signals into the key information.
- 47. (new) The method of claim 42, wherein the FPGA comprises a first FPGA and the key information comprises first key information, further comprising creating a plurality of random differences between artwork of the first FPGA and artwork of a second FPGA, wherein the second FPGA comprises second key information different from the first key information, wherein the artwork of the first FPGA is different from the artwork of the second FPGA because the first key information is different from the second key information, and wherein the plurality of random differences in the artwork are in addition to the differences in the artwork caused by the different first key information and second key information.

Thomas A. Kean 09/780,681 Linh L.D. Son

13271.2

48. (new) A method comprising: storing a first secret key on an FPGA chip; using the first secret key and a user design to calculate a message authentication code (MAC) corresponding to the user design; and storing the message authentication code with bitstream information in a nonvolatile memory.

- 49. (new) The method of claim 48 further comprising: storing copyright messages with the bitstream information; detecting unauthorized alterations to the bitstream using the message authentication code; and preventing bitstreams which have been altered from being used to configure an FPGA.
- 50. (new) The method of claim 48 further comprising: recording the message authentication code along with corresponding identification information for a product containing the FPGA; and examining the message authentication code stored in the nonvolatile memory of a product containing a pirated FPGA design, which will enable determining the identity of the customer to whom the pirated FPGA was originally supplied using a record of MACs and corresponding product identification.